

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/605,293	06/28/2000	DAVID L. CHAPEK	.MIO-0037-VA	5927
7.	590 05/20/2003			
KILLWORTH GOTTMAN HAGAN SCHAEFF L L P ONE DAYTON CENTRE, SUITE 500 DAYTON, OH 45402-2023			EXAMINER	
			RICHARDS, N DREW	
			ART UNIT	PAPER NUMBER
			2815	20
			DATE MAILED: 05/20/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
,	Off: A-4' C	09/605,293	CHAPEK, DAVID L.
	Office Action Summary	Examiner	Art Unit
		N. Drew Richards	2815
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover shee	t with the correspondenc address
THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION sions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory periore to reply within the set or extended period for reply will, by state eply received by the Office later than three months after the mail dipatent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, ma bely within the statutory minimum o d will apply and will expire SIX (6) I tte. cause the application to become	by a reply be timely filed f thirty (30) days will be considered timely. MONTHS from the mailing date of this communication.
1)[🛛	Responsive to communication(s) filed on 15	5 April 2003 .	
2a)[This action is FINAL . 2b) 🖂 🧻	his action is non-final.	
3)	Since this application is in condition for allow	wance except for formal	matters, prosecution as to the merits is
Dispositi	closed in accordance with the practice unde on of Claims	er <i>Ex par</i> te Quayle, 1935	C.D. 11, 453 O.G. 213.
4)[Claim(s) 9-12 and 14 is/are pending in the a	pplication.	
	4a) Of the above claim(s) is/are withdr	awn from consideration.	
5)	Claim(s) is/are allowed.		
6)⊠	Claim(s) <u>9-12 and 14</u> is/are rejected.		
7)	Claim(s) is/are objected to.		
8)□	Claim(s) are subject to restriction and	or election requirement.	
	on Papers	·	
9) 🔲 🗆	he specification is objected to by the Examin	er.	
10)⊠ Т	he drawing(s) filed on <u>28 June 2000</u> is/are: a	a)⊠ accepted or b)☐ obje	cted to by the Examiner.
	Applicant may not request that any objection to t	he drawing(s) be held in ab	eyance. See 37 CFR 1.85(a).
11) 🔲 T	he proposed drawing correction filed on	_ is: a)□ approved b)□	disapproved by the Examiner.
	If approved, corrected drawings are required in r	eply to this Office action.	
12) 🔲 T	he oath or declaration is objected to by the E	xaminer.	
Priority u	nder 35 U.S.C. §§ 119 and 120		
13) 🗌	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.0	C. § 119(a)-(d) or (f).
a)[All b) Some * c) None of:		
	1. Certified copies of the priority documer	its have been received.	
:	2. Certified copies of the priority documen	its have been received in	Application No
	Copies of the certified copies of the pricapplication from the International B	ureau (PCT Rule 17.2(a))).
	ee the attached detailed Office action for a lis	·	
	cknowledgment is made of a claim for domes The translation of the foreign language or		
a) 15)⊠ A	☐ The translation of the foreign language pr cknowledgment is made of a claim for domes	ovisional application has tic priority under 35 U.S.	c. §§ 120 and/or 121.
Attachment(
2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice	ew Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-152)
S. Patent and Tra TO-326 (Rev		ction Summary	Part of Paper No. 20



Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims 9-12 and 14 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 9-12 and 14 include the limitation of the layer of silicon dioxide being free of sputtered metal contaminants. This limitation is indefinite. It is indefinite as to what is meant by "free of sputtered metal contaminants." Being "free of sputtered metal contaminants" can mean having no metal atoms sputtered at all, not having metal atoms of a certain species (but which may include metal atoms of other species), not having metal atoms above a certain concentration, or having metal atoms of a sufficiently low concentration so as to enable the structure to operate as intended. The limitation is unclear and indefinite because one cannot ascertain the meets and bounds of the limitation. If "free of sputtered metal contaminants" is interpreted to mean that there are some contaminants present, the limitation is indefinite as the specification does not objectively define what level of metal contaminants are considered "free of sputtered metal contaminants are considered "free of sputtered metal contaminants are considered "free of sputtered metal contaminants."

Claim 14 is further indefinite as it is not understood how the gate oxide could be formed from the silicon dioxide substrate when the gate is on the opposite side of the

Art Unit: 2815

polycrystalline material. It seems that the gate oxide should be formed from the insulating material.

- 3. Claim 14 recites the limitation "said layer of silicon dioxide having hydrogen ions implanted therein" in lines 11-12. There is insufficient antecedent basis for this limitation in the claim.
- 4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 9-12 and 14 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Claims 9-12 and 14 include the limitation of the layer of silicon dioxide being free of sputtered metal contaminants. This limitation is not enabled by the specification. It is not enabled as to how many metal contaminants or what species of metal contaminants can be sputtered to be considered "free of sputtered metal contaminants." If "free of sputtered metal contaminants" is interpreted as meaning that there are zero metal atoms sputtered into the layer, atomic physics principles dictate that at least some metal contaminants will be present and the specification does not enable how one would form the claimed device with no metal contaminants. In the art, some level of metal

Art Unit: 2815

contamination is known to necessarily be present in all devices. It is known that metal contaminants come from many different sources including, but not limited to, metal chambers used in processing, metal pipes that gases flow through, and in the starting semiconducting substrates themselves. The specification has not enabled a process in which no metal atoms will be present in the ion source apparatus and thus it would be expected that their would be some level of metal sputtered into the target. Further, applicant's specification states that the plasma source ion implantation reduces the possibility of contamination. The specification does not state that there is no metal contamination under any reasonable interpretation of "free of sputtered metal contamination."

6. As best understood, the claims are rejected as follows. For the art rejections below, "free of sputtered metal contaminants" is interpreted as meaning free of sputtered metal contaminants of a certain species.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.



Art Unit: 2815

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claim 9 is rejected under 35 U.S.C. 102(a) as anticipated by Applicant's admitted prior art.

Applicant's admitted prior art discloses on page 1 lines 12-16 a semiconductor substrate, a layer of silicon dioxide on the substrate, and a layer of polycrystalline silicon formed on the silicon dioxide, the polycrystalline silicon having a smooth morphology. The admitted prior art discloses the layer of silicon dioxide having been doped with hydrogen ions. The semiconductor substrate is considered as a bottom portion of the silicon dioxide layer with the remaining silicon dioxide layer as the silicon dioxide layer upon the substrate. Though the admitted prior art does not explicitly state a layer of polysilicon is on the silicon dioxide it is implicitly understood that the polysilicon is formed seeing that the admitted prior art discusses performing the hydrogen doping of the silicon dioxide so as to provide a thinner, smoother polysilicon film deposited on the silicon dioxide. The admitted prior art does not explicitly state the layer of silicon dioxide being "free of sputtered metal contaminants" but this limitation is considered implicitly understood. It is implicitly understood that there are no uranium metal atoms sputtered into the oxide layer and thus it is free of sputtered metal contaminants.



Art Unit: 2815

10. Claims 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Burns et al. (<u>Principles of Electronic Circuits</u>, Pp. 380 and 381) in view of Applicant's admitted prior art.

Burns et al. teach a field effect transistor in figure 9.8 on page 381. Burns et al. teach a substrate, silicon dioxide layer, a layer of polycrystalline silicon over the silicon dioxide layer, and a gate oxide, a source and a drain in the substrate where a gate electrode is formed from the layer of polycrystalline silicon. Burns et al. do not teach the layer of silicon dioxide having hydrogen ions implanted therein or being free of sputtered metal contaminants. Applicant's admitted prior art teaches implanting hydrogen ions into silicon dioxide on page 1 lines 12-16. Applicant's admitted prior art as discussed above also teaches the silicon dioxide as being "free of sputtered metal contaminants." In the combination of the references, the gate oxide would be formed from the layer of silicon dioxide having hydrogen ions implanted therein.

Burns et al. and Applicant's admitted prior art are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to implant hydrogen ions into the silicon dioxide layer. The motivation for doing so is to prepare the surface of the silicon dioxide for the deposition of a layer of polycrystalline silicon to provide for a thinner and smoother polycrystalline silicon film. Therefore, it would have been obvious to combine Burns et al. with Applicant's admitted prior art to obtain the invention of claim 10.



Art Unit: 2815

With regard to claim 11, Burns et al. teach on pages 380 and 381, a memory array which further includes a plurality of memory cells arranged in rows and columns comprising at least one field effect transistor having a gate oxide, source, and drain formed on the substrate and a gate electrode for each transistor formed of the layer of polycrystalline silicon. The gate oxide for each transistor of the combination of references would be formed of the silicon dioxide having hydrogen atoms implanted therein.

With regard to claim 12, Official Notice is taken that one of ordinary skill in the art at the time of the invention would form the transistor of claim 10 or the memory array of claim 11 on a semiconductor wafer including a plurality of die. This is well known as in semiconductor processing multiple devices are formed on a single wafer then split into individual die to allow for processing of a great number of die at one time to save of processing costs. Also, the gate electrode is a repeating series of gate electrodes for each transistor on each die formed from the layer of polycrystalline silicon.

11. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Murata et al. (U.S. Patent No. 5576229) in view of Applicant's admitted prior art.

Murata et al. teach a thin film transistor in figure 6E comprising a semiconductor substrate of glass, a layer of polycrystalline silicon 507 formed on a portion of the substrate, a insulating layer 503 formed on a portion of the polycrystalline silicon, a agte oxide, a source region 507a and drain region 507b formed in the polycrystalline silicon, and a gate electrode 504 formed on the insulating layer. Murata et al. do not teach the

Art Unit: 2815

substrate having hydrogen ions implanted therein or the substrate being free of sputtered metal contaminants. Applicant's admitted prior art teaches implanting hydrogen ions into a silicon dioxide (glass) layer to provide a smooth topology polycrystalline silicon film thereon on page 1 lines 12-16. Applicant's admitted prior art as discussed above also teaches the silicon dioxide as being "free of sputtered metal contaminants."

Murata et al. and Applicant's admitted prior art are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to implant hydrogen ions into the glass substrate. The motivation for doing so is to prepare the surface of the glass substrate for the deposition of a layer of polycrystalline silicon to provide for a thinner and smoother polycrystalline silicon film. Therefore, it would have been obvious to combine Murata et al. with Applicant's admitted prior art to obtain the invention of claim 14.

Response to Arguments

12. Applicant's arguments filed 4/15/03 have been fully considered but they are not persuasive.

Art Unit: 2815

Applicant has argued that "free of sputtered contaminants" is definite and enabled. This is not persuasive as explained in the 35 U.S.C. 112 rejections above. Also, the argument that PSII produces a layer without metal contamination is not persuasive as even a process as PSII is expected to produce some level of metal contamination. Though it might not have a metal grid that produces metal contamination, one of ordinary skill in the art would recognize that at some point in the sputtering apparatus the hydrogen gas supplied for sputtering would encounter metal pipes, valves, and other equipment that would act as a source for metal atoms in the gas stream and these atoms would thus be sputtered along with the hydrogen ions into the target. Thus, without reasonable showing otherwise, it would be expected that even the PSII process produces some level of contamination. Applicant's specification does not state that no metal contamination is present, only that using PSII reduces the possibility of metal contamination. If the possibility is reduced, not eliminated, then some contamination would still be expected to be present.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to N. Drew Richards whose telephone number is (703) 306-5946. The examiner can normally be reached on M-F 8:00-5:30; Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for

Art Unit: 2815

Page 10

the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

NDR

May 16, 2003

ALLAN R. WILSON PRIMARY EXAMINER